Initializing Multisim Live ...

Waiting for awesome
Waiting for data
U15VV2V35V1V1kHz0°V11.6kΩR10.1μFC110kΩR212345.86kΩR356PR1High Pass Filter using Op-amp V
Out of date
V —
V —
VPP —
VRMS —
VAV —
fV —
I —
I —
IPP —
IRMS —
IAV —
fI —
D —

ID:

ID:
x10
x0.1
Sheet:1
Disable streaming
Netlist
Errors
Circuit Details

View and edit circuit details below.
Visibility
Private
Public

Select Public if you want your design to be viewable by all Multisim Live users.

Name

Name of saved file.

Description

Provides context to the design, and an explanation of the circuit operation. This is useful for highlighting theory or critical aspects of the design.
ac circuits
x
filters
x
add a tag

Type a string here. Matching tags appear as you type. Tap a matching tag, or enter a new tag.

SPICE
VHDL
SPICE Netlist

This is a text-based representation of the circuit.
The * symbol indicates a comment.
The + symbol indicates a continuation from the previous line.
Probes do not appear in netlists.

** high pass filter **
*
* Multisim Live SPICE netlist
*
*

* --- Circuit Topology ---

* Component: C1
cC1 2 1 1e-7

* Component: R1
rR1 1 0 1600 VIRTUAL_RESISTANCE_R1

* Component: R2
rR2 0 5 10000 VIRTUAL_RESISTANCE_R2

* Component: R3
rR3 5 6 5860 VIRTUAL_RESISTANCE_R3

* Component: U1
xU1 1 5 4 3 6 5T_VIRTUAL_U1 PARAMS: VOS=0.001 IBS=8e-8 IOS=2e-8 AVOL=200000 BW=100000000 SR=1000000 CMRR=100 ISC=0.025 RI=10000000 RO=10

* Component: V1
vV1 2 0 dc 0 ac 1 0
+ distof1 0 0
+ distof2 0 0
+ sin ( 0 1 1000 0 0 0 )

* Component: V2
vV2 0 3 dc 5 ac 0 0
+ distof1 0 0
+ distof2 0 0

* Component: V3
vV3 4 0 dc 5 ac 0 0
+ distof1 0 0
+ distof2 0 0


* --- Circuit Models ---

* R1 model
.model VIRTUAL_RESISTANCE_R1 r( )

* R2 model
.model VIRTUAL_RESISTANCE_R2 r( )

* R3 model
.model VIRTUAL_RESISTANCE_R3 r( )


* --- Subcircuits ---

* U1 subcircuit
.subckt 5T_VIRTUAL_U1 In_p In_n Vpos Vneg Out params: AVOL=200k BW=20Meg CMRR=100
+SR=1Meg RO=75 ISC=25m RI=100meg VOS=0.1m IBS=1n IOS=1p
.param Rp1=1e6
.param Rs1=1e6
.param K_Is2a=sqrt(AVOL)/Rs1
.param K_Is2b=sqrt(AVOL)/Rp1
.param Cp1={AVOL/(2*pi*BW*Rp1)}
.param CMRR_lin=10**(CMRR/20)


Rin In_p In_n {RI}
Bcm 4 3 V = { V(cm)/CMRR_lin}
Voff In_p 4 {VOS}
Ibias1 In_p 0 {IBS}
Ibias2 In_n 0 {IBS}
Ioffset In_p In_n {IOS/2}

Rcm1 In_p cm 10meg
Rcm2 In_n cm 10meg

BIs1a vref vs2a I = { K_Is2a*(V(3)-V(In_n)) }
Rs1 vs2a vref {Rs1}

BIs2b vref vs2b I = { K_Is2b*(V(vs2a)-v(vref)) }
Rp1 vs2b vref {Rp1}
VCp1sense vs2b vs2b_ 0
Cp1 vs2b_ vref {Cp1}


D3 vs2b_ 8 Limit_Diode
D4 8 vpos Limit_Diode
B_SRp 8 vpos I={I(VCp1sense)- (Cp1*SR)}

D5 10 vs2b_ Limit_Diode
D6 Vneg 10 Limit_Diode
B_SRn Vneg 10 I={-1*I(VCp1sense)-(Cp1*SR)}

DVpclip vs2b_ Vpos V_limit
DVnclip Vneg vs2b_ V_limit

Bout vref out_ I={(V(vs2b)-v(vref))/RO}
Rout vref out_ {RO}
Voutsense out_ out 0

D9 out 15 Limit_Diode
D10 15 vpos Limit_Diode
B_outp 15 vpos I={I(Voutsense)- ISC}

D11 16 out Limit_Diode
D12 vneg 16 Limit_Diode
B_outn vneg 16 I={-1*I(Voutsense)-ISC}

R5 Vpos mid 1000000
R6 mid Vneg 1000000
Eref vref 0 mid 0 1

.MODEL Limit_Diode D (IS= 1.0e-12)
.MODEL V_limit D(n=0.1)
.ends
VHDL Netlist

This is a text-based representation of a digital circuit.
The -- symbols indicates a comment.
Probes and analog components do not appear in VHDL netlists.

-- This is a VHDL representation of the -- digital circuit described in the schematic. -- If the circuit described is not valid or is incomplete, -- it may result in an invalid VHDL representation. library IEEE; use IEEE.STD_LOGIC_1164.ALL; USE WORK.ALL; entity top_design is Port ( ); end top_design; architecture BEHAVIORAL of top_design is begin end BEHAVIORAL;
Errors and Warnings

Any error, warning or information messages appear below.
Item
Document

Checkboxes toggle displayed values on and off.
high pass filter
Schematic

The simulation to run. See Simulation types for more information.

Name

Start frequency

Hz

Stop frequency

Hz

Points per decade

Start simulation

Mode
Threshold voltage levels.

Threshold voltage values used in the logic evaluation. See Digital Simulation for more information.

Output low

V
Output low voltage.

Maximum output voltage level to produce a low signal.

Input low threshold

V
Input low threshold voltage.

Maximum input voltage level for the signal to be considered low.

Input high threshold

V
Input high threshold voltage.

Minimum input voltage level for the signal to be considered high.

Output high

V
Output high voltage.

Minimum output voltage level to produce a high signal.

Width

Sheet width in grid squares.

Height

Sheet height in grid squares.

Grid

Toggles grid display.

Net Labels

Toggles all net labels.

Component Labels

Toggles all component labels.