3bit SYNCRONOUS UP COUNTER

0
Favorite
5
copy
Copy
541
Views
3bit SYNCRONOUS UP COUNTER

Circuit Description

Graph image for 3bit SYNCRONOUS UP COUNTER

Circuit Graph

This 4-bit digital counter is a sequential circuit that uses JK flipflops, AND gates, and a digital clock. For each clock tick, the 4-bit output increments by one. After it reaches it's maximum value of 15 (calculated by 2^4-1), it resets to zero. Each probe measures one bit of the output, with PR1 measuring the least significant bit and PR4 measuring the most significant bit. PR5 is the clock. Expand this circuit by adding a digital to analog converter!

There are currently no comments

Profile image for RA1911027010119

3bit SYNCRONOUS DOWN COUNTER (1)

RA1911027010119
Profile image for RA1911027010119

Copy of 3bit SYNCRONOUS UP COUNTER

RA1911027010119
Profile image for Wsanto

3bit SYNCRONOUS UP COUNTER

Wsanto
Profile image for RA2111003011215

ex 10 215

RA2111003011215
Profile image for YashwantSingh

circuit 10 3bit SYNCRONOUS UP COUNTER

YashwantSingh

Creator

RA1911027010119

8 Circuits

Date Created

4 years ago

Last Modified

4 years ago

Tags

This circuit has no tags currently.

Circuit Copied From