down counter

0
Favorite
1
copy
Copy
135
Views
down counter

Circuit Description

Graph image for down counter

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for konduru

up counter

konduru

Creator

konduru

24 Circuits

Date Created

2 years, 9 months ago

Last Modified

2 years, 9 months ago

Tags

  • digital
  • counter

Circuit Copied From