Browser not supported

✕
Go back

Tier limit reached

✕

Exp- 10 (i)

0
Favorite
0
copy
Copy
209
Views
Open Circuit
Exp- 10 (i)
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for Exp- 10 (i)

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation
Profile image for RA2111026010239

RA2111026010239 says:

ja=1 ; ka=1
jb=qa; kb=qa
jc=qa qb ; kc = qa qb
1 year, 10 months ago

Creator

Profile image for ra2111026010239

RA2111026010239

17 Circuits

Date Created

1 year, 11 months ago

Last Modified

1 year, 11 months ago

Tags

  • digital
  • counter

Circuit Copied From

JK - FF& Clock

Related Circuits

Preview of D flip-flop

D flip-flop

by Sobrjery

10844
7
copy
268
Preview of 3-bit Adder

3-bit Adder

by EESal

6184
2
copy
25
Preview of 3-Bit Asynchronous Counter Using D-Flip Flop

3-Bit Asynchronous Counter Using D-Flip Flop

by Angeles_Maila

5520
1
copy
19

Circuit Graph

✕
Graph image for Exp- 10 (i)

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕