Copy of 4-bit async-down counter using postive edge triggered JK-FFs

0
Favorite
0
copy
Copy
83
Views
Copy of 4-bit async-down counter using postive edge triggered JK-FFs

Circuit Description

Graph image for Copy of 4-bit async-down counter using postive edge triggered JK-FFs

Circuit Graph

Desgin a synchronous BCD counter using T flip flop and verify its performance using Multisim

There are currently no comments

Creator

XcodeX66

31 Circuits

Date Created

1 year, 2 months ago

Last Modified

1 year, 2 months ago

Tags

This circuit has no tags currently.

Circuit Copied From