Week_10_Exp_10_3_BIT_DOWN_COUNTER

0
Favorite
7
copy
Copy
365
Views
Week_10_Exp_10_3_BIT_DOWN_COUNTER

Circuit Description

Graph image for Week_10_Exp_10_3_BIT_DOWN_COUNTER

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA1911027010096

Week_10_Exp_10_3_BIT_DOWN_COUNTER

RA1911027010096
Profile image for RA1911027010084

3 BIT DOWN COUNTER RA1911027010084

RA1911027010084
Profile image for RA1911027010083

RA1911027010083 exp 11

RA1911027010083
Profile image for RA2111026010134

week 10 down counter

RA2111026010134
Profile image for RA2111026010078

Week_10_Exp_10_3_BIT_DOWN_COUNTER

RA2111026010078
Profile image for as4958

Week_10_Exp_10_3_BIT_DOWN_COUNTER

as4958
Profile image for Rohitjai

10.b

Rohitjai

Creator

RA1911027010090

23 Circuits

Date Created

3 years, 11 months ago

Last Modified

3 years, 11 months ago

Tags

  • digital
  • counter

Circuit Copied From