2 Bit Asynchronous counter no 7th Digital Counter

This 4-bit digital asynchronous counter is a sequential circuit that uses JK flipflops. On the Q-pins the sequence is increasing and decreasing on /Q-pins. The conter is asynchrnous because the toggle of input (J-K pins) of FF_n happens on the negative edge-trigger of FF_n-1.