Browser not supported

✕
Go back

Tier limit reached

✕

MAJ CEAASE

0
Favorite
0
copy
Copy
350
Views
Open Circuit
MAJ CEAASE
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for MAJ CEAASE

Circuit Graph

D flip-flop created from NAND gates, using clock voltage as the data source. I recommend setting the Grapher time range from 0-5 seconds after running the simulation.

There are currently no comments

Creator

Profile image for krishh015

krishh015

5 Circuits

Date Created

1 year, 10 months ago

Last Modified

1 year, 10 months ago

Tags

  • digital
  • nand gate
  • flip-flop

Circuit Copied From

D flip-flop

Related Circuits

Preview of 4-Bit Digital Counter

4-Bit Digital Counter

by Dayna

28936
16
copy
919
Preview of 3 bit Counter

3 bit Counter

by KWen99

16325
4
copy
160
Preview of Master-Slave D Latch (Edge-Triggered D Flip-Flop) With Preset And Clear

Master-Slave D Latch (Edge-Triggered D Flip-Flop) With Preset And Clear

by GGoodwin

9344
0
copy
31

Circuit Graph

✕
Graph image for MAJ CEAASE

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕