7476 JK FF clock generator

0
Favorite
1
copy
Copy
130
Views
7476 JK FF clock generator

Circuit Description

Graph image for 7476 JK FF clock generator

Circuit Graph

This 4-bit digital counter is a sequential circuit that uses JK flipflops, AND gates, and a digital clock. For each clock tick, the 4-bit output increments by one. After it reaches it's maximum value of 15 (calculated by 2^4-1), it resets to zero. Each probe measures one bit of the output, with PR1 measuring the least significant bit and PR4 measuring the most significant bit. PR5 is the clock. Expand this circuit by adding a digital to analog converter!

There are currently no comments

Profile image for ignaciorivera1

7476 JK FF clock generator (1)

ignaciorivera1

Creator

ignaciorivera1

27 Circuits

Date Created

1 year, 5 months ago

Last Modified

1 year, 5 months ago

Tags

  • digital
  • counter
  • 4-bit

Circuit Copied From