Browser not supported

✕
Go back

Tier limit reached

✕

week 10a

0
Favorite
3
copy
Copy
180
Views
Open Circuit
week 10a
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for week 10a

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA2111026010309

Exp 10b RA2111026010309

RA2111026010309
Profile image for RA2111026010338

3bit_sync_up

RA2111026010338
Profile image for RA2111026010310

week 10 A

RA2111026010310

Creator

Profile image for sanchi1304

sanchi1304

39 Circuits

Date Created

1 year, 10 months ago

Last Modified

1 year, 10 months ago

Tags

  • digital
  • counter

Circuit Copied From

Mod-8 synchronous Down Counter

Related Circuits

Preview of D flip-flop

D flip-flop

by Sobrjery

10844
7
copy
268
Preview of 3-bit Adder

3-bit Adder

by EESal

6184
2
copy
25
Preview of 3-Bit Asynchronous Counter Using D-Flip Flop

3-Bit Asynchronous Counter Using D-Flip Flop

by Angeles_Maila

5520
1
copy
19

Circuit Graph

✕
Graph image for week 10a

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕