jk-ff

0
Favorite
2
copy
Copy
324
Views
jk-ff

Circuit Description

Graph image for jk-ff

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for Eunice.delgado

jk-ff

Eunice.delgado
Profile image for klaus20

jk-ff(37)

klaus20

Creator

Mchatterjee18

55 Circuits

Date Created

3 years, 11 months ago

Last Modified

3 years, 11 months ago

Tags

  • digital
  • counter

Circuit Copied From