2.5

0
Favorite
0
copy
Copy
143
Views
2.5

Circuit Description

Graph image for 2.5

Circuit Graph

This circuit is an interconnection of D and S-R latches in master-slave configuration. This results to a negative-edge-triggered D flip-flop. This can be converted to a positive-edge-triggered flip-flop by inserting an inverter at the clock (CLK) input. The output signals always start in undetermined state but this will be removed by the subsequent falling edge of the clock (CLK) input where the state of the D input and its complement replace Q and NOTQ respectively.

There are currently no comments

Creator

aavillegas

11 Circuits

Date Created

1 year, 11 months ago

Last Modified

1 year, 11 months ago

Tags

  • flip-flop
  • d latch
  • latch
  • d flip-flop

Circuit Copied From