Copy of JK - FF& Clock

0
Favorite
2
copy
Copy
248
Views
Copy of JK - FF& Clock

Circuit Description

Graph image for Copy of JK - FF& Clock

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for JuanJuarez

Contador de 3 bits asincrono ascendente modulo 6

JuanJuarez
Profile image for JuanJuarez

Copy of Copy of JK - FF& Clock

JuanJuarez

Creator

JuanJuarez

27 Circuits

Date Created

3 years, 4 months ago

Last Modified

3 years, 4 months ago

Tags

  • digital
  • counter

Circuit Copied From