Browser not supported

✕
Go back

Tier limit reached

✕

RA1911003010414 EXP10(2) DOWN

0
Favorite
8
copy
Copy
319
Views
Open Circuit
RA1911003010414 EXP10(2) DOWN
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for RA1911003010414 EXP10(2) DOWN

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA1911003010392

o

RA1911003010392
Profile image for RA1911029010055

3 bit Synchronous Up couter-1

RA1911029010055
Profile image for RA1911027010080

RA1911027010080 EXP10(2) DOWN

RA1911027010080
Profile image for harshi13

EXP10(2) DOWN REGNO_006

harshi13
Profile image for ShrutikaYadav

exp 10 down

ShrutikaYadav
Profile image for RA1911003010324

RA1911003010324 EXP10(2) DOWN

RA1911003010324
Profile image for RA1911003010946

RA1911003010946 EXP10(2) DOWN

RA1911003010946
Profile image for ifham69

experiment no 10(b)

ifham69

Creator

Profile image for saketkb8281

saketkb8281

17 Circuits

Date Created

3 years, 11 months ago

Last Modified

3 years, 11 months ago

Tags

  • digital
  • counter

Circuit Copied From

3-BIT SYNCHRONOUS DOWN COUNTER

Related Circuits

Preview of D flip-flop

D flip-flop

by Sobrjery

10844
7
copy
268
Preview of 3-bit Adder

3-bit Adder

by EESal

6184
2
copy
25
Preview of 3-Bit Asynchronous Counter Using D-Flip Flop

3-Bit Asynchronous Counter Using D-Flip Flop

by Angeles_Maila

5520
1
copy
19

Circuit Graph

✕
Graph image for RA1911003010414 EXP10(2) DOWN

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕