CONTADOR MÓDULO 16 SINTESE ASSINCRONA

0
Favorite
1
copy
Copy
227
Views
CONTADOR MÓDULO 16 SINTESE ASSINCRONA

Circuit Description

Graph image for CONTADOR MÓDULO 16 SINTESE ASSINCRONA

Circuit Graph

This 4-bit digital counter is a sequential circuit that uses JK flipflops, AND gates, and a digital clock. For each clock tick, the 4-bit output increments by one. After it reaches it's maximum value of 15 (calculated by 2^4-1), it resets to zero. Each probe measures one bit of the output, with PR1 measuring the least significant bit and PR4 measuring the most significant bit. PR5 is the clock. Expand this circuit by adding a digital to analog converter!

There are currently no comments

Profile image for MGOMESF

FLIP-FLOP JK

MGOMESF
Profile image for private group

Private Group

Creator

MGOMESF

28 Circuits

Date Created

1 year ago

Last Modified

1 year ago

Tags

  • digital
  • counter
  • 4-bit

Circuit Copied From