Browser not supported

✕
Go back

Tier limit reached

✕

EXPERIMENT 10A_113

0
Favorite
2
copy
Copy
80
Views
Open Circuit
EXPERIMENT 10A_113
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for EXPERIMENT 10A_113

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for Nikit124

EXPERIMENT 10A_124

Nikit124
Profile image for RA2111033010111

3-Bit Synchronous Up Counter

RA2111033010111

Creator

Profile image for shivansh_113

SHIVANSH_113

19 Circuits

Date Created

1 year, 11 months ago

Last Modified

1 year, 11 months ago

Tags

  • digital
  • counter

Circuit Copied From

JK - FF& Clock

Related Circuits

Preview of D flip-flop

D flip-flop

by Sobrjery

10843
7
copy
268
Preview of 3-bit Adder

3-bit Adder

by EESal

6184
2
copy
25
Preview of 3-Bit Asynchronous Counter Using D-Flip Flop

3-Bit Asynchronous Counter Using D-Flip Flop

by Angeles_Maila

5520
1
copy
19

Circuit Graph

✕
Graph image for EXPERIMENT 10A_113

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕