D-Flip Flop

0
Favorite
1
copy
Copy
186
Views
D-Flip Flop

Circuit Description

Graph image for D-Flip Flop

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for snvsn

Copy of D-Flip Flop

snvsn

Creator

snvsn

2 Circuits

Date Created

2 years, 10 months ago

Last Modified

2 years, 10 months ago

Tags

  • digital
  • counter

Circuit Copied From