Copy of JK - FF& Clock

0
Favorite
0
copy
Copy
53
Views
Copy of JK - FF& Clock

Circuit Description

Graph image for Copy of JK - FF& Clock

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Creator

cak1r

3 Circuits

Date Created

1 year, 6 months ago

Last Modified

1 year, 6 months ago

Tags

  • digital
  • counter

Circuit Copied From