Lab 8 Task 5

0
Favorite
0
copy
Copy
77
Views
Lab 8 Task 5

Circuit Description

Graph image for Lab 8 Task 5

Circuit Graph

The NMOS transistor has an input from Vss (ground) and PMOS transistor has an input from Vdd. The terminal Y is output. When a high voltage (~ Vdd) is given at input terminal of the inverter, the PMOS becomes open circuit and NMOS switched OFF so the output will be pulled down to Vss.

There are currently no comments

Creator

EvanGingell

4 Circuits

Date Created

11 months, 3 weeks ago

Last Modified

11 months, 3 weeks ago

Tags

This circuit has no tags currently.

Circuit Copied From