Your browser is incompatible with Multisim Live. Use the Chrome™ browser to best experience Multisim Live.

JK Flip-flop

Favorite

111

Copy

3106

Views

Circuit Description

This 4-bit digital counter is a sequential circuit that uses JK flipflops, AND gates, and a digital clock. For each clock tick, the 4-bit output increments by one. After it reaches it's maximum value of 15 (calculated by 2^4-1), it resets to zero. Each probe measures one bit of the output, with PR1 measuring the least significant bit and PR4 measuring the most significant bit. PR5 is the clock. Expand this circuit by adding a digital to analog converter!

Aziz1986 says:

Good

7 months ago

Copy of JK Flip-flop

awilda.melendez1

JK Flip-flop counter schematic

McNonekey

Traffic light

JohnAndre

Circuit 4 (1)

menossh

JK Flip-flopJCR

jorge.cruz20

H7b

dayday07

Copy of JK Flip-flop

awilda.melendez1

JK Flip-flop

Jareece

JK Flip-flop

Oleksii_Marusenko

JK Flip-flop 1

Curu8141

JK Flip-flop_sincronicoreloj

jorge.cruz20

JK Flip-flop

TQT

JK Flip-flop_example

jorge.cruz20

JK Flip-flop_contadorsincronico

jorge.cruz20

Copy of JK Flip-flop

dayday07

Relogio

uMiny

JK Flip-flop

Liorey

JK Flip-flop

Ryunek

JK Flip-flop

JohnnieC

JK Flip-flop

maryroseee

JK TO SR Flip-Flop

vedant_1233

JK Flip-flop

Anuradhasingh

Ex 3 - Lista 3

rica2020

JK Flip-flop symbol

SSN1979

Task 3 A2

DhruvHiteche

Copy of JK Flip-flop

EqAmandaGuedes

jkflipflop_riz

rizwanadir

Contador preestablecido

RamonOzielGomezAcosta

JK filip flop

lioga

Copy of JK Flip-flop

2208504

JK Flip-flop clock

Neha03

JK_Ahmed

Ahmisa

2 bit down counter positive triggered

Nandinij

JK Flip-flop 2

CesarGarcia25

JK 08 12 21

ByCol

Copy of JK Flip-flop

NBank

Vivek Lab

Vivekjazz07

Copy of JK Flip-flop

gillescrevecoeur

Final Lab circuit

jojinsky24

JK Flip-flop

kamelqassem11

Task 3 a2

Meldroy

Copy of JK Flip-flop

bkrueger2005

Counter

miguellz167

JK Flip-flop

BhavyaKumar

4-bit shift register 1101

iwantmultisim

JK Flip-flop12

becaao

3 Bit Positive edge triggerred Asynchrounous upcounter

BusyLooping

jk flip

vinothkg

3-bit counter_riz

rizwanadir

asynch_counter

iwantmultisim

JK Flip-flop

megatzikri

JK Flip-flop

alifal

JK Flip-flop-1

nivesh522

JK Flip-flop

eiffel_mtz

JK Flip-flop

nicholas_e

JK Flip-flop

achraf93

JK Flip-flop

pollo2_28nfdj

JK Flip-flop

21bei020

4 Bit counter JK Flip flop

Sydney99

counters

user-47650

JK Flip-flop

ahmadhaziq21

JK Flip-flop

user-72716

JK Flip-flop

pollocerdo

JK Flip-flop

SaifulDanial93

JK Flip-flop (1)

JohnAndre

Relógio

marcoskrul

JK Flip-flop

Nam18

JK Flip-flop

ain3011

JK Flip-flop

Gretharen2

JK Flip-flop (1)

artrod76

4-bit FF Down Counter

julian536

positive edge triggered D gate

rmcconnell91

JK Flip-flop Atekome

Ate00

JK Flip-flop

280685

siries in and siries out

manav123

Copy of JK Flip-flop

user-47962

JK Flip-flop

amirasyraf11

JK Flip-flop

Humto25

JK Flip-flop

JordanRamsay101

JK Flip-flop

nabilarab

JK Flip-flop

amirdaniel241

NormanFinal

Norman_2502

JK Flip-flop

Citrus217

JK Flip-flop

artrod76

Practica5

AlexaPadilla

JK Flip-flop

AdrianVera

JK Flip-flop

AM9444

lab5

Dylan714

Practica

danielaserratos

JK Flip-flop

kiprop-dave

JK Flip-flop

Doscar13

Expt5-2

Hoang01

CONTADOR2BITSJK

A01246349

Practica5_2

AlexaPadilla

Copy of JK Flip-flop

user-47650

Practica 5 Flip Flop

andreamoca03

JK Flip-flop FINAL

nyctimus

JK Flip-flop

aidnel.martinez

Lab 7_1 JK Flip-flop

user-395366

final

Mbr34

Copy of JK Flip-flop

user-47962

JK Flip-flop (1)

diegosilva02

JK Flip-flop com set e reset

user-212131

Copy of JK Flip-flop

user-47962

JK Flip-flop

diegosilva02

에지트리거 JK Flip-flop

user-76372

Copy of JK Flip-flop

user-123197

JK Flip-flop

user-387938

Copy of JK Flip-flop

user-47655

Rohit Kumar CS221236

dev53898

Private Copy

Creator

awilda.melendez1

148 Circuits

Date Created

3 years, 11 months ago

Last Modified

3 years, 11 months ago

Circuit Copied From

7476 JK FF clock generator

Browser not supported

Tier limit reached

.logo-st0{fill:#57b685}.logo-st1{fill:#626366}

JK Flip-flop

Circuit Description

Aziz1986 says:

Copy of JK Flip-flop

JK Flip-flop counter schematic

Traffic light

Circuit 4 (1)

JK Flip-flopJCR

H7b

Copy of JK Flip-flop

JK Flip-flop

JK Flip-flop

JK Flip-flop 1

JK Flip-flop_sincronicoreloj

JK Flip-flop

JK Flip-flop_example

JK Flip-flop_contadorsincronico

Copy of JK Flip-flop

Relogio

JK Flip-flop

JK Flip-flop

JK Flip-flop

JK Flip-flop

JK TO SR Flip-Flop

JK Flip-flop

Ex 3 - Lista 3

JK Flip-flop symbol

Task 3 A2

Copy of JK Flip-flop

jkflipflop_riz

Contador preestablecido

JK filip flop

Copy of JK Flip-flop

JK Flip-flop clock

JK_Ahmed

2 bit down counter positive triggered

JK Flip-flop 2

JK 08 12 21

Copy of JK Flip-flop

Vivek Lab

Copy of JK Flip-flop

Final Lab circuit

JK Flip-flop

Task 3 a2

Copy of JK Flip-flop

Counter

JK Flip-flop

4-bit shift register 1101

JK Flip-flop12

3 Bit Positive edge triggerred Asynchrounous upcounter

jk flip

3-bit counter_riz

asynch_counter

JK Flip-flop

JK Flip-flop

JK Flip-flop-1

JK Flip-flop

JK Flip-flop

JK Flip-flop

JK Flip-flop

JK Flip-flop

4 Bit counter JK Flip flop

counters

JK Flip-flop

JK Flip-flop

JK Flip-flop

JK Flip-flop

JK Flip-flop (1)

Relógio

JK Flip-flop

JK Flip-flop

JK Flip-flop

JK Flip-flop (1)

4-bit FF Down Counter

positive edge triggered D gate

JK Flip-flop Atekome

JK Flip-flop