synchronous BDC counter

0
Favorite
3
copy
Copy
561
Views
synchronous BDC counter

Circuit Description

Graph image for synchronous BDC counter

Circuit Graph

This 4-bit digital counter is a sequential circuit that uses JK flipflops, AND gates, and a digital clock. For each clock tick, the 4-bit output increments by one. After it reaches it's maximum value of 15 (calculated by 2^4-1), it resets to zero. Each probe measures one bit of the output, with PR1 measuring the least significant bit and PR4 measuring the most significant bit. PR5 is the clock. Expand this circuit by adding a digital to analog converter!

There are currently no comments

Profile image for rlibros

synchronous counter ELEC 130

rlibros
Profile image for rlibros

shift register

rlibros
Profile image for rlibros

Do it yourself ripple counter kit

rlibros

Creator

rlibros

77 Circuits

Date Created

4 years, 8 months ago

Last Modified

3 years, 3 months ago

Tags

  • digital
  • counter
  • 4-bit

Circuit Copied From