3-bit synchronous down counter

0
Favorite
1
copy
Copy
179
Views
3-bit synchronous down counter

Circuit Description

Graph image for 3-bit synchronous down counter

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA1911003010481

down counter

RA1911003010481

Creator

calvin1553

19 Circuits

Date Created

3 years, 10 months ago

Last Modified

3 years, 10 months ago

Tags

  • digital
  • counter

Circuit Copied From