D-Flip Flop

0
Favorite
2
copy
Copy
106
Views
D-Flip Flop

Circuit Description

Graph image for D-Flip Flop

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for gidigidi

D-Flip Flop

gidigidi
Profile image for Chithra77

SRFF

Chithra77

Creator

Chithra77

23 Circuits

Date Created

1 year, 6 months ago

Last Modified

1 year, 6 months ago

Tags

  • digital
  • counter

Circuit Copied From