Browser not supported

✕
Go back

Tier limit reached

✕

101_10sync down

0
Favorite
3
copy
Copy
395
Views
Open Circuit
101_10sync down
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for 101_10sync down

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for prashanth101

101_10sync up

prashanth101
Profile image for RA2011026010299

down

RA2011026010299
Profile image for Mukundaan

EXP 10 sync down

Mukundaan

Creator

Profile image for prashanth101

prashanth101

36 Circuits

Date Created

3 years, 11 months ago

Last Modified

3 years, 10 months ago

Tags

  • digital
  • counter

Circuit Copied From

JK - FF& Clock

Related Circuits

Preview of D flip-flop

D flip-flop

by Sobrjery

10844
7
copy
268
Preview of 3-bit Adder

3-bit Adder

by EESal

6184
2
copy
25
Preview of 3-Bit Asynchronous Counter Using D-Flip Flop

3-Bit Asynchronous Counter Using D-Flip Flop

by Angeles_Maila

5520
1
copy
19

Circuit Graph

✕
Graph image for 101_10sync down

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕