Browser not supported

✕
Go back

Tier limit reached

✕

FE_Domasian (decoder)

0
Favorite
1
copy
Copy
248
Views
Open Circuit
FE_Domasian (decoder)
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for FE_Domasian (decoder)

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for hernandez_joshua

FE_HERNANDEZ (DECODER)

hernandez_joshua

Creator

Profile image for domasian_kristoffer

Domasian_Kristoffer

18 Circuits

Date Created

3 years ago

Last Modified

3 years ago

Tags

  • digital
  • counter

Circuit Copied From

FE_Domasian (encoder)

Related Circuits

Preview of D flip-flop

D flip-flop

by Sobrjery

11555
7
copy
269
Preview of 3-bit Adder

3-bit Adder

by EESal

6384
2
copy
25
Preview of 3-Bit Asynchronous Counter Using D-Flip Flop

3-Bit Asynchronous Counter Using D-Flip Flop

by Angeles_Maila

6165
1
copy
22

Circuit Graph

✕
Graph image for FE_Domasian (decoder)

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕