Browser not supported

✕
Go back

Tier limit reached

✕

10_1

0
Favorite
5
copy
Copy
214
Views
Open Circuit
10_1
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for 10_1

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA2011028010048

RA2011028010048, exp10 up counter

RA2011028010048
Profile image for RA2011028010004

10_2

RA2011028010004
Profile image for RA2011028010009

10_1

RA2011028010009
Profile image for RA2011028010007

EXP-10_1 CIRCUIT

RA2011028010007
Profile image for RA2011028010049

10_1

RA2011028010049

Creator

Profile image for ra2011028010004

RA2011028010004

14 Circuits

Date Created

3 years, 3 months ago

Last Modified

3 years, 3 months ago

Tags

  • digital
  • counter

Circuit Copied From

JK - FF& Clock

Related Circuits

Preview of D flip-flop

D flip-flop

by Sobrjery

12415
7
copy
273
Preview of 3-Bit Asynchronous Counter Using D-Flip Flop

3-Bit Asynchronous Counter Using D-Flip Flop

by Angeles_Maila

6960
1
copy
22
Preview of 3-bit Adder

3-bit Adder

by EESal

6688
2
copy
25

Circuit Graph

✕
Graph image for 10_1

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕