Browser not supported

✕
Go back

Tier limit reached

✕

  • The Future of Multisim is on the Desktop. On September 15, 2026, the Multisim Live online simulator will be shut down. Read more about this transition here

Public Circuits

 
Popularity
Date
Favorites
Featured Sponsored
Preview of AC to DC Converter
Profile image for pf206

AC to DC Converter

by pf206

0
copy
0
1136
Preview of 3.2.1 3-Bit Binary Down Counter with D Flip-Flops
Profile image for TPAADE

3.2.1 3-Bit Binary Down Counter with D Flip-Flops

by TPAADE

0
copy
3
1149
Preview of Copy of Online Simulation
Profile image for 513318105022

Copy of Online Simulation

by 513318105022

0
copy
0
1147
Preview of Flash ADC
Profile image for adi32

Flash ADC

by adi32

0
copy
0
1152
Preview of Convertidor Buck
Profile image for Astridhdez

Convertidor Buck

by Astridhdez

0
copy
0
1138
Preview of Filtro Passa Altas RC
Profile image for jonataspa19

Filtro Passa Altas RC

by jonataspa19

0
copy
9
1200
Preview of Electric shock simulation
Profile image for Madupiz

Electric shock simulation

by Madupiz

0
copy
0
1206
Preview of Instrumentation Amplifier_from web
Profile image for manu.v

Instrumentation Amplifier_from web

by manu.v

0
copy
0
1153
Preview of Common Emitter BJT Amplifier
Profile image for shriya105

Common Emitter BJT Amplifier

by shriya105

0
copy
1
1151
Preview of 555電路
Profile image for 9a820024彥廷

555電路

by 9a820024彥廷

0
copy
16
1072
Preview of RL circuit
Profile image for user-653256

RL circuit

by user-653256

0
copy
1
1136
Preview of Logarithmic Amplifier
Profile image for 202153SanketAnand

Logarithmic Amplifier

by 202153SanketAnand

0
copy
0
1138
Preview of Design of Astable multivibrator using IC 555
Profile image for user-117404

Design of Astable multivibrator using IC 555

by user-117404

0
copy
1
1132
Preview of 555 單穩態多諧振盪器
Profile image for jyyoungoole

555 單穩態多諧振盪器

by jyyoungoole

0
copy
2
1184
Preview of Problem 2.4.1- Combinational Logic Circuit Design Date of Birth Tsehay
Profile image for BruktawitYTsehay

Problem 2.4.1- Combinational Logic Circuit Design Date of Birth Tsehay

by BruktawitYTsehay

0
copy
10
1127
Preview of Transmission Line Example #2
Profile image for tdavison86

Transmission Line Example #2

by tdavison86

0
copy
0
1180
Preview of BJT Current Mirror With Base Drive Buffer
Profile image for Au201145

BJT Current Mirror With Base Drive Buffer

by Au201145

0
copy
1
1138
Preview of Copy of Diode Clipper Circuit
Profile image for Gn!Ap3Bi0V

Copy of Diode Clipper Circuit

by Gn!Ap3Bi0V

0
copy
0
1157

✕
Cancel Send

Enter Email

✕